In this thesis, a proposed hardware architecture of an H.264/AVC 8 × 8luminance intra prediction module is designed and realized in VHDL tobe used on an FPGA. The module is a part of a MPEG-2 to H.264/AVCtranscoder and its ...